{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T17:08:05Z","timestamp":1725728885696},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190622","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T17:16:08Z","timestamp":1599758168000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A 0.47V-1.17V 32KB Timing Speculative SRAM in 28nm HKMG CMOS"],"prefix":"10.1109","author":[{"given":"Mishal","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anuj","family":"Grover","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"Dikshit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Varshita","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465399"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2837862"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418031"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2015.7165876"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783299"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405675"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190622.pdf?arnumber=9190622","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T11:17:17Z","timestamp":1656587837000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190622\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190622","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}