{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:32:09Z","timestamp":1730302329659,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,16]],"date-time":"2021-09-16T00:00:00Z","timestamp":1631750400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,16]],"date-time":"2021-09-16T00:00:00Z","timestamp":1631750400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,16]],"date-time":"2021-09-16T00:00:00Z","timestamp":1631750400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,16]]},"DOI":"10.1109\/vdat53777.2021.9600972","type":"proceedings-article","created":{"date-parts":[[2021,11,10]],"date-time":"2021-11-10T23:41:04Z","timestamp":1636587664000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Analysis of Standard Cells performance for In<sub>0.53<\/sub>Ga<sub>0.47<\/sub>As FinFET with underlap fin length for High Speed Applications"],"prefix":"10.1109","author":[{"given":"Jay","family":"Pathak","sequence":"first","affiliation":[]},{"given":"Anand","family":"Darji","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.896387"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2016.0125"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/TED.2004.841333","article-title":"Nanoscale FinFETs with Gate-Source\/Drain underlap","volume":"52","author":"trivedi","year":"2005","journal-title":"IEEE Trans Electron Devices"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126616501346"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-017-0646-y"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2013","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2514080"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/16.121690"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/16.155882"},{"year":"2015","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-010-0336-5"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1166\/jno.2019.2532"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.12.043"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.927658"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.917817"},{"volume":"2016","journal-title":"Sentaurus User&#x2019;s Manual","year":"2016","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.2956393"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1116\/1.3125284"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2018.5319"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126618500639"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-7470-7_28"},{"journal-title":"Predictive Technology Model (PTM)","year":"2012","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998193"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223668"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573408"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2798589"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.06.059"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2384280"}],"event":{"name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2021,9,16]]},"location":"Surat, India","end":{"date-parts":[[2021,9,18]]}},"container-title":["2021 25th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9600867\/9600899\/09600972.pdf?arnumber=9600972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:50:52Z","timestamp":1652201452000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9600972\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,16]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/vdat53777.2021.9600972","relation":{},"subject":[],"published":{"date-parts":[[2021,9,16]]}}}