{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:32:14Z","timestamp":1730302334542,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,16]],"date-time":"2021-09-16T00:00:00Z","timestamp":1631750400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,16]],"date-time":"2021-09-16T00:00:00Z","timestamp":1631750400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,16]],"date-time":"2021-09-16T00:00:00Z","timestamp":1631750400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,16]]},"DOI":"10.1109\/vdat53777.2021.9601003","type":"proceedings-article","created":{"date-parts":[[2021,11,10]],"date-time":"2021-11-10T23:41:04Z","timestamp":1636587664000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Dual Stage Encoding Technique to Minimize Cross Coupling across NoC Links"],"prefix":"10.1109","author":[{"given":"S Sharon","family":"Dev","sequence":"first","affiliation":[]},{"given":"S M","family":"Krishna","sequence":"additional","affiliation":[]},{"given":"S S","family":"Archana","sequence":"additional","affiliation":[]},{"given":"Rose George","family":"Kunthara","sequence":"additional","affiliation":[]},{"given":"K","family":"Neethu","sequence":"additional","affiliation":[]},{"given":"Rekha K","family":"James","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"77","article-title":"Asymptotic zero-transition activityencoding for address busses inlow-power microprocessor-based systems","author":"benini","year":"1997","journal-title":"GLSVLSI"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.736129"},{"key":"ref12","first-page":"29","article-title":"Power optimization of system-level address buses based on software profiling","author":"fornaciari","year":"2000","journal-title":"Proceedings of the Eighth International Workshop on Hardware\/Software Codesign CODES 2000 (IEEE Cat No 00TH8518) HSC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.863637"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2000.876057"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.203"},{"key":"ref16","first-page":"448","article-title":"SILENT:Serialized low-energy transmission coding for on-chip interconnection networks","author":"lee","year":"2004","journal-title":"IEEE Int Conf Comput - Aided Des Dig Tech"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.proeng.2012.01.183"},{"key":"ref18","first-page":"257","article-title":"A Novel Encoding Scheme for Low Power in Network on Chip Links","author":"deepa","year":"2012","journal-title":"IEEE VLSID"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464951"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998264"},{"key":"ref3","first-page":"290","article-title":"Formal derivation of optimal active shielding for low-power on-chip buses","volume":"16","author":"ghoneima","year":"1997","journal-title":"IEEE Trans on Computer-Aided Design of lnt Circ and Sys"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.804706"},{"key":"ref5","first-page":"729","article-title":"A unified transformational approach for reductions in fault vulnerability, power, and crosstalk noise and delay on processor buses","volume":"2","author":"ayoub","year":"2005","journal-title":"Proc Asia South-Pacific Design Automation Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.766748"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.594834"},{"journal-title":"Circuits Interconnections and Packaging for VLSI","year":"1990","author":"bakoglu","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/54.329448"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.48"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2251020"},{"key":"ref21","article-title":"An Improved Low-Power Coding for Serial Network-On-Chip Links","author":"sumitra","year":"2020","journal-title":"Circuits Systems and Signal Processing"}],"event":{"name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2021,9,16]]},"location":"Surat, India","end":{"date-parts":[[2021,9,18]]}},"container-title":["2021 25th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9600867\/9600899\/09601003.pdf?arnumber=9601003","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:50:51Z","timestamp":1652201451000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9601003\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,16]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vdat53777.2021.9601003","relation":{},"subject":[],"published":{"date-parts":[[2021,9,16]]}}}