{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:36:56Z","timestamp":1775666216758,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705665","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Design and Implementation of 5-Stage Pipelined RISC-V Processor on FPGA"],"prefix":"10.1109","author":[{"given":"Pankaj Nair","family":"V. M","sequence":"first","affiliation":[{"name":"College of Engineering Trivandrum APJ Abdul Kalam Technological University,Dept. of Electronics and Communication Engineering,Trivandrum,India"}]},{"given":"Lalu","family":"V","sequence":"additional","affiliation":[{"name":"College of Engineering Trivandrum APJ Abdul Kalam Technological University,Dept. of Electronics and Communication Engineering,Trivandrum,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/wcae53984.2021.9707615"},{"key":"ref2","volume-title":"Software Tools, RISC-V Foundation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937742"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACAIT53529.2021.9731161"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE57851.2023.10101508"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181330"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICOSEC54921.2022.9952122"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISITIA56226.2022.9855292"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SPIN48934.2020.9070856"},{"key":"ref10","article-title":"The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 2.2","year":"2017","journal-title":"Editors Andrew Waterman and Krste Asanovi\u0107, RISC-V Foundation"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","location":"Vellore, India","start":{"date-parts":[[2024,9,1]]},"end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705665.pdf?arnumber=10705665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T15:20:34Z","timestamp":1728573634000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705665\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705665","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}