{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,11]],"date-time":"2024-10-11T04:16:45Z","timestamp":1728620205791},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705668","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A 10-bit 0.9-GS\/s Segmented Flash ADC"],"prefix":"10.1109","author":[{"given":"Chintan","family":"M K","sequence":"first","affiliation":[{"name":"PES University,Department of Electronics and Communication Engineering,Bengaluru,India"}]},{"given":"Rashmi","family":"Seethur","sequence":"additional","affiliation":[{"name":"PES University,Department of Electronics and Communication Engineering,Bengaluru,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3138538"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203489"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2018.31"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.104666"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2017.8226004"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(88)90044-2"},{"key":"ref7","article-title":"Design of analog CMOS integrated circuits","author":"Behzad","year":"2001","journal-title":"International Edition"},{"volume-title":"Maxim Integrated Products, INL\/DNL Measurements for High-Speed Analog-to-Digital Converters (ADCs)","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCPCCT.2018.8574244"},{"journal-title":"Understand SINAD, ENOB, SNR, THD, THD + N, and SFDR so You Dont Get Lost in the Noise Floor","year":"2009","author":"Kester","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2774280"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2827943"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544266"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2024,9,1]]},"location":"Vellore, India","end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705668.pdf?arnumber=10705668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T12:52:44Z","timestamp":1728564764000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705668\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705668","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}