{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,11]],"date-time":"2024-10-11T04:17:45Z","timestamp":1728620265155},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705669","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A TCAD Performance Analysis of an Inverter with 80% Non-Alignment in Gate in sub-45 nm Technology"],"prefix":"10.1109","author":[{"given":"Arun Kumar","family":"Sinha","sequence":"first","affiliation":[{"name":"VIT-AP University,School of Electronics Engineering,Vijayawada,Andhra Pradesh,India,522237"}]},{"given":"Sri Lakshmi","family":"Sangam","sequence":"additional","affiliation":[{"name":"VIT-AP University,School of Electronics Engineering,Vijayawada,Andhra Pradesh,India,522237"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0133"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294892"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2015.07.009"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.04.009"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s12633-021-01520-7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/41\/6\/061401"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1142\/S1793292023500406"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NEleX59773.2023.10420946"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2021.153701"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-020-03970-z"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.spmi.2015.12.042"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2023.2278435"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.650416"},{"year":"2013","key":"ref14","article-title":"Synopsys (2013) Sentaurus TCAD Manual"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-18338-7_2"},{"volume-title":"Digital integrated circuits: a design perspective","year":"2003","author":"Rabaey","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2028907"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2024,9,1]]},"location":"Vellore, India","end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705669.pdf?arnumber=10705669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T13:48:13Z","timestamp":1728568093000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705669\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705669","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}