{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:27:47Z","timestamp":1773844067042,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705671","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Optimized Test Pattern Generation for Digital Circuits using SAT-Based ATPG and Scan Insertion Method"],"prefix":"10.1109","author":[{"given":"Sandra","family":"Sugathan","sequence":"first","affiliation":[{"name":"College of Engineering,Department of Electronics and Communication Engineering,Trivandrum,Kerala,India"}]},{"given":"Adersh","family":"V R","sequence":"additional","affiliation":[{"name":"College of Engineering,Department of Electronics and Communication Engineering,Trivandrum,Kerala,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2552822"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICOEI.2018.8553799"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913355"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3004371"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICETIETR.2018.8529130"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICICCS48265.2020.9121141"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCMC.2017.8282741"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3240246"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCNT51525.2021.9579930"},{"issue":"2","key":"ref10","article-title":"Design for Testability (DFT) for a Chip with Memory and Logic","volume":"3","author":"Acharya","year":"2020","journal-title":"Recent Trends in Analog Design and Digital Devices"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.986429"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538759"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712573"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","location":"Vellore, India","start":{"date-parts":[[2024,9,1]]},"end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705671.pdf?arnumber=10705671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T11:21:30Z","timestamp":1728559290000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705671","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}