{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,11]],"date-time":"2024-10-11T04:20:09Z","timestamp":1728620409584},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705695","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Secure key exchange protocol and storage of logic locking key"],"prefix":"10.1109","author":[{"given":"Manjith Baby","family":"Sarojam Chellam","sequence":"first","affiliation":[{"name":"Indian Institute of Information Technology Kottayam,Department of Computer Science and Engineering-Cybersecurity,Kottayam,India"}]},{"given":"Ramasubramanian","family":"Natarajan","sequence":"additional","affiliation":[{"name":"National Institute of Technology Tiruchirappalli,Department of Computer Science and Engineering,Tiruchirappalli,India"}]},{"given":"Nagi","family":"Naganathan","sequence":"additional","affiliation":[{"name":"Northrop Grumman Corporation,Maryland,USA"}]}],"member":"263","reference":[{"volume-title":"Reconfigurable computing: the theory and practice of FPGA-based computation","year":"2010","author":"Hauck","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/9780470127896"},{"key":"ref3","article-title":"Advances in logic locking: Past, present, and prospects","author":"Kamali","year":"2022","journal-title":"Cryptology ePrint Archive"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00080"},{"key":"ref5","article-title":"An end-to-end bitstream tamper attack against flip-chip FPGAs","author":"Rahman","year":"2021","journal-title":"Cryptology ePrint Archive"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300258"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702400"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918325"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059112"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.256"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EIConRus49466.2020.9038921"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2022.107707"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.01.013"},{"first-page":"293","volume-title":"AXI Protocol Firewall IP v1.2 \u2013 Xilinx; LogiCORE IP Product Guide, Vivado Design Suite","year":"2022","key":"ref21"},{"volume-title":"Vivado Design Suite Tutorial: High-Level Synthesis (UG871) \u2013 Xilinx","key":"ref22"},{"volume-title":"Vivado Design Suite User Guide: Design Flows Overview \u2013 Xilinx","key":"ref23"},{"volume-title":"Vivado Design Suite User Guide: Using Constraints (UG903) \u2013 Xilinx","key":"ref24"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s12652-020-02658-9"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-8660-1_32"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2024,9,1]]},"location":"Vellore, India","end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705695.pdf?arnumber=10705695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T14:56:30Z","timestamp":1728572190000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705695\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705695","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}