{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T01:19:17Z","timestamp":1769822357062,"version":"3.49.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705701","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["An Adaptive Multi-Objective Optimization on CMOS Two Stage Op-Amp Circuit Synthesis"],"prefix":"10.1109","author":[{"given":"Sridhar","family":"P","sequence":"first","affiliation":[{"name":"Vellore Institute of Technology,School of Electronics Engineering,Vellore,India,632 014"}]},{"given":"Harish Mallikarjun","family":"Kittur","sequence":"additional","affiliation":[{"name":"Vellore Institute of Technology,School of Electronics Engineering,Vellore,India,632 014"}]},{"given":"Arghya","family":"Korantak","sequence":"additional","affiliation":[{"name":"Vellore Institute of Technology,School of Electronics Engineering,Vellore,India,632 014"}]},{"given":"Akshat","family":"Kumar","sequence":"additional","affiliation":[{"name":"Vellore Institute of Technology,School of Electronics Engineering,Vellore,India,632 014"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968645"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD52597.2021.9531273"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11030435"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3089937"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2330163.2330318"},{"key":"ref6","article-title":"Optimization of analog integrated circuits including variations","volume-title":"PhD diss.","author":"Borb\u00f3n","year":"2014"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2023.121480"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3172408"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116200"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2022.02.009"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00040"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/374741"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3166637"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-019-01555-2"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2023.105983"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v14i3.74"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3081405"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137305"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2012.6232948"},{"key":"ref21","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2017"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1155\/2020\/8353154"},{"key":"ref23","article-title":"Evolutionary algorithms for multiobjective optimization: methods and applications","volume-title":"Ph.D. diss.","author":"Zitzler","year":"1999"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-008-9275-5"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","location":"Vellore, India","start":{"date-parts":[[2024,9,1]]},"end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705701.pdf?arnumber=10705701","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T17:21:33Z","timestamp":1728580893000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705701\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705701","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}