{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T07:16:23Z","timestamp":1776842183919,"version":"3.51.2"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705704","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Quantized Neural Network Architecture for Hardware Efficient Real-Time 4K Image Super-Resolution"],"prefix":"10.1109","author":[{"given":"George","family":"Joseph","sequence":"first","affiliation":[{"name":"National Institute of Technology,Department of Electronics and Communication Engineering,Calicut,Kerala,India"}]},{"given":"E. P.","family":"Jayakumar","sequence":"additional","affiliation":[{"name":"National Institute of Technology,Department of Electronics and Communication Engineering,Calicut,Kerala,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/rs16081460"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMI.2019.2922960"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s11042-018-5915-7"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3390462"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3207951"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3036828"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tpami.2015.2439281"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46475-6_25"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3242897"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2023.3247621"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3570927"},{"key":"ref12","article-title":"General-100","year":"2016"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.5244\/C.26.135"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27413-8_47"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2001.937655"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2021.3082868"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3547141"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","location":"Vellore, India","start":{"date-parts":[[2024,9,1]]},"end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705704.pdf?arnumber=10705704","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T11:34:48Z","timestamp":1728560088000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705704\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705704","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}