{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T16:02:25Z","timestamp":1756310545787,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705706","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Design of A Custom IP Core for Concatenated SVM Model to Classify Multi-class Handwritten Numerical Characters"],"prefix":"10.1109","author":[{"given":"Shraman","family":"Biswas","sequence":"first","affiliation":[{"name":"University of Calcutta,Institute of Radio Physics and Electronics,Kolkata,India"}]},{"given":"Soumya","family":"Pandit","sequence":"additional","affiliation":[{"name":"University of Calcutta,Institute of Radio Physics and Electronics,Kolkata,India"}]},{"given":"Arpita","family":"Das","sequence":"additional","affiliation":[{"name":"University of Calcutta,Institute of Radio Physics and Electronics,Kolkata,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CW52790.2021.00018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3148228"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2016.7998996"},{"volume-title":"Hands-on machine learning with scikit-learn, keras, and TensorFlow: Concepts, tools, and techniques to build intelligent systems","year":"2019","author":"Geron","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-38747-0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICACIC59454.2023.10435029"},{"key":"ref8","volume-title":"An integrated FPGA accelerator for deep learning-based 2D\/3D path planning","volume":"1","author":"Sugiura","year":"2023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3390\/technologies7010004"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.3046452"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-021-03849-7"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ITNEC48623.2020.9085002"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ITOEC53115.2022.9734423"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSNT.2015.7490869"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2024,9,1]]},"location":"Vellore, India","end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705706.pdf?arnumber=10705706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T12:41:35Z","timestamp":1728564095000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705706","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}