{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T07:21:16Z","timestamp":1770276076485,"version":"3.49.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705707","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Runtime Prediction for VLSI Physical Design Processes using Machine Learning"],"prefix":"10.1109","author":[{"given":"Patel Rutvikkumar","family":"Popatbhai","sequence":"first","affiliation":[{"name":"Nirma University,Institute of Technology,Electronics and Communication Engineering Department,Ahmedabad,India"}]},{"given":"Ruchi","family":"Gajjar","sequence":"additional","affiliation":[{"name":"Nirma University,Institute of Technology,Electronics and Communication Engineering Department,Ahmedabad,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2446938"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-68953-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3177554"},{"issue":"5","key":"ref4","first-page":"1153","article-title":"Machine Learning-Based Power Estimation for VLSI Circuits","volume":"27","author":"Zhang","year":"2019","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/AISP53593.2022.9760542"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISATA61709.2024.10560090"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/aspdac.2016.7428008"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","location":"Vellore, India","start":{"date-parts":[[2024,9,1]]},"end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705707.pdf?arnumber=10705707","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T14:26:22Z","timestamp":1728570382000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705707\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705707","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}