{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T03:49:49Z","timestamp":1769312989078,"version":"3.49.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705709","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Design of FPGA based Custom IP Core to Detect the Edges of Brain Tumors"],"prefix":"10.1109","author":[{"given":"Soumita","family":"Chatterjee","sequence":"first","affiliation":[{"name":"University of Calcutta,Institute of Radio Physics and Electronics,Kolkata,India"}]},{"given":"Soumya","family":"Pandit","sequence":"additional","affiliation":[{"name":"University of Calcutta,Institute of Radio Physics and Electronics,Kolkata,India"}]},{"given":"Arpita","family":"Das","sequence":"additional","affiliation":[{"name":"University of Calcutta,Institute of Radio Physics and Electronics,Kolkata,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.biosystems.2020.104226"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CODEC60112.2023.10466133"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.48084\/etasr.7081"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/technologies7010004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.36909\/jer.v8i1.7956"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/app13020870"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-016-0582-2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s40998-020-00333-5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1678\/1\/012105"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2022.104669"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2020PCP0002"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3390\/app13020870"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.5120\/ijca2015906147"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11042-023-16472-w"},{"issue":"9","key":"ref15","first-page":"1831","article-title":"An efficient vlsi implementation of edge detection algorithm for image processing application","volume":"8","author":"Sankari","year":"2021","journal-title":"International Research Journal of Engineering and Technology (IRJET)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Asia49877.2020.9277425"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","location":"Vellore, India","start":{"date-parts":[[2024,9,1]]},"end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705709.pdf?arnumber=10705709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T11:21:23Z","timestamp":1728559283000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705709","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}