{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,11]],"date-time":"2024-10-11T04:16:09Z","timestamp":1728620169086},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705710","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A PAM-4 Based Full Duplex IO with In-built Feed-Forward Equalizer and Performance Enhanced Receiver"],"prefix":"10.1109","author":[{"given":"Ganpat Anant","family":"Parulekar","sequence":"first","affiliation":[{"name":"IIT Bombay,Department of Electrical Engineering"}]},{"given":"Shalabh","family":"Gupta","sequence":"additional","affiliation":[{"name":"IIT Bombay,Department of Electrical Engineering"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818569"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2956369"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2697410"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2020.2984567"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365852"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3146326"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3253679"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232024"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2024,9,1]]},"location":"Vellore, India","end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705710.pdf?arnumber=10705710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T11:30:44Z","timestamp":1728559844000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705710\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705710","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}