{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,11]],"date-time":"2024-10-11T04:18:21Z","timestamp":1728620301249},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705713","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Leveraging ReRAM Sequence Graphs for Efficient Mapping of Binary Adders in ReRAM Crossbars"],"prefix":"10.1109","author":[{"given":"Pragnya","family":"Dhal","sequence":"first","affiliation":[{"name":"Kalinga Institute of Industrial Technology,School of Electronics Engineering,Bhubaneswar,India"}]},{"given":"Arighna","family":"Deb","sequence":"additional","affiliation":[{"name":"Kalinga Institute of Industrial Technology,School of Electronics Engineering,Bhubaneswar,India"}]},{"given":"Subrata","family":"Das","sequence":"additional","affiliation":[{"name":"Supreme Knowledge Foundation Group of Institutions,Dept. of Computer Science & Engineering,Hooghly,India"}]},{"given":"Debesh Kumar","family":"Das","sequence":"additional","affiliation":[{"name":"Jadavpur University,Dept. of Computer Science & Engineering,Kolkata,India"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Electrically programmable resistance cross point memory","volume-title":"US Patent","author":"Hsu","year":"2003"},{"key":"ref2","article-title":"Single-polarity programmable resistance-variable memory element","volume-title":"US Patent","author":"Campbell","year":"2005"},{"key":"ref3","article-title":"Methods of programming non-volatile memory devices including transition metal oxide layer as data storage material layer and devices so operated","volume-title":"US Patent","author":"Lee","year":"2007"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref6","first-page":"427","article-title":"The programmable logic-in-memory (plim) computer","volume-title":"2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Gaillardon"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2016.7843030"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2017.8227863"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH47378.2019.181285"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126622500712"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774627"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref15","first-page":"948","article-title":"Fast logic synthesis for RRAM-based in-memory computing using majority-inverter graphs","volume-title":"2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Shirinzadeh"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2017.2750064"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038601"},{"key":"ref18","first-page":"31","article-title":"Digital logic synthesis for memristors","author":"B\u00fcrger","year":"2013","journal-title":"Reed-Muller 2013"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.61"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2792474"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2017.31"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3615358"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2024,9,1]]},"location":"Vellore, India","end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705713.pdf?arnumber=10705713","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T14:19:28Z","timestamp":1728569968000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705713\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705713","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}