{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T18:11:35Z","timestamp":1775326295094,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705717","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Dynamic Resistance Reduction Methods for Voltage Clamp Lowering to Enhance GGNMOS ESD Protection"],"prefix":"10.1109","author":[{"given":"Tanay","family":"Das","sequence":"first","affiliation":[{"name":"Indian Institute of Technology, Gandhinagar,Electrical Engineering,Palaj,India"}]},{"given":"Madhav","family":"Pathak","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Gandhinagar,Electrical Engineering,Palaj,India"}]},{"given":"Sandip","family":"Lashkare","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Gandhinagar,Electrical Engineering,Palaj,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1533\/9780857099259.1.243"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2005.07.019"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.659493"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1674-1056\/28\/8\/088501"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/mssc.2023.3298872"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2005.848858"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12122577"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3593808"},{"key":"ref9","article-title":"Bangladesh Section, IEEE Region 10, and Institute of Electrical and Electronics Engineers","volume-title":"2020 IEEE Region 10 Symposium (TENSYMP)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/41\/12\/122403"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/tsm.2005.845100"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1051\/matecconf\/201819804009"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/led.2019.2926103"},{"key":"ref14","volume-title":"Proceedings, 2008 International Conference on Electronic Packaging Technology & High Density Packaging: ICEPT-HDP 2008: location, Riverfront Business Hotel, Pudong, Shanghai, China: dates, Monday, July 28 to Thursday, July 31, 2008","author":"Bi"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","location":"Vellore, India","start":{"date-parts":[[2024,9,1]]},"end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705717.pdf?arnumber=10705717","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T13:31:17Z","timestamp":1728567077000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705717\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705717","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}