{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:28:09Z","timestamp":1776443289793,"version":"3.51.2"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705720","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Design and Analysis of Cross-Coupled Source Degenerated Balanced OTA for Biomedical Application"],"prefix":"10.1109","author":[{"given":"Sourav","family":"Nath","sequence":"first","affiliation":[{"name":"National Institute of Technology Silchar,Department of Electronics & Communication Engineering,India"}]},{"given":"Lokenath","family":"Kundu","sequence":"additional","affiliation":[{"name":"National Institute of Technology Silchar,Department of Electronics & Communication Engineering,India"}]},{"given":"Koushik","family":"Guha","sequence":"additional","affiliation":[{"name":"National Institute of Technology Silchar,Department of Electronics & Communication Engineering,India"}]},{"given":"K.L.","family":"Baishnab","sequence":"additional","affiliation":[{"name":"National Institute of Technology Silchar,Department of Electronics & Communication Engineering,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s11910-007-0048-9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s00542-018-4142-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11060939"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1741-2552\/ab094a"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2020.3018465"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.4103\/0972-2327.160093"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2694638"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010674"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2007.907868"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2020.104817"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/5.0087527"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271735"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2008.2007423"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3390\/s20030904"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(88)90044-2"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2021.03.003"},{"key":"ref17","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2001"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3279727"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MSPCT.2017.8364014"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCSyst.2018.8605168"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/INDICON47234.2019.9030285"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/icict48043.2020.9112393"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3098183"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3203148"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DevIC57758.2023.10134815"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","location":"Vellore, India","start":{"date-parts":[[2024,9,1]]},"end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705720.pdf?arnumber=10705720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T15:22:50Z","timestamp":1728573770000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705720\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705720","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}