{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:14:48Z","timestamp":1773778488909,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705722","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Generic methodolgy and solution for Additive Jitter correction in Mesh based clock architectures"],"prefix":"10.1109","author":[{"given":"Sri Sakthi","family":"Santhanam","sequence":"first","affiliation":[{"name":"NXNE Intel Technology India Pvt. Ltd,Bengaluru,India"}]},{"given":"Ankita","family":"Dhole","sequence":"additional","affiliation":[{"name":"NXNE Intel Technology India Pvt. Ltd,Bengaluru,India"}]},{"given":"Sudheer","family":"Anumala","sequence":"additional","affiliation":[{"name":"NXNE Intel Technology India Pvt. Ltd,Bengaluru,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/eurcon.2007.4400541"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/spi.2008.4558367"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/icerect56837.2022.10059632"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/date.2006.243962"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/vlsid.2011.69"},{"issue":"9","key":"ref6","article-title":"Skew Reduction Technique Using the Clock Mesh Analysis in DDR IP Structural Design Development for Server Products","volume":"8","author":"Sunkara","year":"2020","journal-title":"International Journal of Scientific Engineering and Research (IJSER)"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","location":"Vellore, India","start":{"date-parts":[[2024,9,1]]},"end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705722.pdf?arnumber=10705722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T11:21:46Z","timestamp":1728559306000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705722\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705722","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}