{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:08:47Z","timestamp":1775066927326,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705723","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["FPGA Implementation of Energy Efficient Approximate Hybrid Parallel Prefix Adders for Image Processing Applications"],"prefix":"10.1109","author":[{"given":"Sudhakar","family":"Reddy Dantla","sequence":"first","affiliation":[{"name":"Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213"}]},{"given":"Prudhvi","family":"Tummala","sequence":"additional","affiliation":[{"name":"Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213"}]},{"given":"Hemanth","family":"Danaboina","sequence":"additional","affiliation":[{"name":"Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213"}]},{"given":"Jaswanth Kumar","family":"Ghantasala","sequence":"additional","affiliation":[{"name":"Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213"}]},{"given":"Sarada","family":"Musala","sequence":"additional","affiliation":[{"name":"Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213"}]},{"given":"Pitchaiah","family":"Telagathoti","sequence":"additional","affiliation":[{"name":"Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tc.1982.1675982"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.35"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3218021"},{"key":"ref4","first-page":"35","article-title":"Approximate Brent Kung Adder for Image Processing Applications","volume-title":"Proceedings of iTech SECOM","author":"Dantla"},{"key":"ref5","first-page":"150","article-title":"High Speed Area Efficient Approximate Kogge Stone Adder","volume-title":"Proceedings of the 3rd International Conference on Computational Electronics for Wireless Communications(ICCWC)","author":"Tummala"},{"key":"ref6","article-title":"Navya and Pramod","volume":"V","author":"Geetha","journal-title":"Perform. Anal. Parallel Prefix Adder Datapath Des., IEEE Xplore Compliant - Part Number: CFP18BAC-ART"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/INCET51464.2021.9456283"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS53948.2022.9789077"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.156535"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PDGC50313.2020.9315783"},{"issue":"2","key":"ref11","first-page":"170","article-title":"Parallel prefix adder design","volume":"50","author":"Beaumont-Smith","year":"2001","journal-title":"IEEE Transactions on Computers"},{"issue":"10","key":"ref12","first-page":"2249555","article-title":"Comparative Analysis of Brent Kung and Kogge Stone Parallel Prefix Adders for their Area, Delay and Power Consumption, research paper engineering","volume":"5","author":"Kumar","year":"2015"},{"issue":"4","key":"ref13","first-page":"2395","volume":"7","author":"Sireesha","year":"2020","journal-title":"A Speculative Approximate adder for error recovery unit"},{"issue":"4","key":"ref14","first-page":"2582","volume":"3","author":"Harish","year":"2021","journal-title":"SFPGA Implementation of Approximate adder for image processing"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3287631"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2017.8292078"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.2174\/0123520965311872240509092528"},{"issue":"11","key":"ref18","first-page":"890","article-title":"Exploring the use of approximate parallel prefix adders for error-tolerant applications","volume":"12","author":"Anusuya","year":"2023","journal-title":"Journal of Circuits, Systems, and Computers"},{"issue":"9","key":"ref19","first-page":"450","article-title":"Delay analysis of approximate parallel prefix adders","volume":"52","author":"Chandu","year":"2023"},{"issue":"2","key":"ref20","first-page":"123","article-title":"Implementation of Novel Approximate Adder Using Parallel Prefix Structure","volume":"11","author":"Kumar","year":"2024","journal-title":"International Journal of Scientific Research in Science and Technology (IJSRST)"},{"issue":"5","key":"ref21","first-page":"123","article-title":"Efficient Approximate Parallel Prefix Adder Design","volume":"71","author":"Lim","year":"2024","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-024-06356-7"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","location":"Vellore, India","start":{"date-parts":[[2024,9,1]]},"end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705723.pdf?arnumber=10705723","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T11:21:00Z","timestamp":1728559260000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705723\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705723","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}