{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,21]],"date-time":"2026-03-21T21:03:13Z","timestamp":1774126993505,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705729","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["HOAA: Hybrid Overestimating Approximate Adder for Enhanced Performance Processing Engine"],"prefix":"10.1109","author":[{"given":"Omkar","family":"Kokane","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India"}]},{"given":"Prabhat","family":"Sati","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India"}]},{"given":"Mukul","family":"Lokhande","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India"}]},{"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-023-02469-1"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2020.3042743"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3006451"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3527156"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3625555"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3268275"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2822278"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2967149"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3596220"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","location":"Vellore, India","start":{"date-parts":[[2024,9,1]]},"end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705729.pdf?arnumber=10705729","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T15:08:20Z","timestamp":1728572900000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705729\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705729","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}