{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T19:15:49Z","timestamp":1773774949455,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705741","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Optimizing Concurrent Co-Designing of ICs and Package using Multi Technology and RF Solution"],"prefix":"10.1109","author":[{"given":"Neha","family":"Agrawal","sequence":"first","affiliation":[{"name":"Cadence Design Systems,Noida,India"}]},{"given":"Amit","family":"Kumar","sequence":"additional","affiliation":[{"name":"Cadence Design Systems,Noida,India"}]},{"given":"Hitesh","family":"Marwah","sequence":"additional","affiliation":[{"name":"Cadence Design Systems,Noida,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/mwp54208.2022.9997638"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/iwlpc.2019.8914109"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.4071\/2380-4491-2019-DPC-Presentation_WP2_027"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/wamicon.2019.8765456"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/edaps.2018.8680894"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","location":"Vellore, India","start":{"date-parts":[[2024,9,1]]},"end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705741.pdf?arnumber=10705741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T14:55:09Z","timestamp":1728572109000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705741","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}