{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T02:16:08Z","timestamp":1771467368839,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1109\/vdat63601.2024.10705745","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:58Z","timestamp":1728495958000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Simulation based methodology for fault analysis of PCB designs"],"prefix":"10.1109","author":[{"given":"Jasleen Kaur","family":"Ahuja","sequence":"first","affiliation":[{"name":"OrCAD,Cadence Design Systems,Noida,India"}]},{"family":"Archita","sequence":"additional","affiliation":[{"name":"OrCAD,Cadence Design Systems,Noida,India"}]},{"given":"Hari Priya","family":"Raveendran","sequence":"additional","affiliation":[{"name":"OrCAD,Cadence Design Systems,Noida,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS48030.2020.9153638"},{"key":"ref2","article-title":"System and Method for Performance Estimation for electronic design using subcircuit matching and data re-use","volume-title":"US patent 11,354,477","author":"Ahuja"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585862"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580036"},{"key":"ref5","journal-title":"OrCAD PSpice manual"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/321921.321925"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/vtest.1999.766670"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.875320"}],"event":{"name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","location":"Vellore, India","start":{"date-parts":[[2024,9,1]]},"end":{"date-parts":[[2024,9,3]]}},"container-title":["2024 28th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705646\/10705432\/10705745.pdf?arnumber=10705745","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T12:32:17Z","timestamp":1728563537000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705745\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vdat63601.2024.10705745","relation":{},"subject":[],"published":{"date-parts":[[2024,9,1]]}}}