{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:21:32Z","timestamp":1725470492616},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vldi-dat.2013.6533801","type":"proceedings-article","created":{"date-parts":[[2013,6,26]],"date-time":"2013-06-26T17:24:15Z","timestamp":1372267455000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Area-efficient power-rail ESD clamp circuit with SCR device embedded into ESD-transient detection circuit in a 65nm CMOS process"],"prefix":"10.1109","author":[{"family":"Chih-Ting Yeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ming-Dou Ker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"BSIM Model Berkeley Short-Channel IGFET Model","year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/16.57140"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.922493"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.814434"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2209120"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2049072"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012372"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.852728"},{"key":"8","first-page":"49","article-title":"Transmission line pulsing techniques for circuit modeling of ESD phenomena","author":"maloney","year":"1985","journal-title":"Proc of EOS\/ESD Symp"}],"event":{"name":"2013 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2013,4,22]]},"location":"Hsinchu","end":{"date-parts":[[2013,4,24]]}},"container-title":["2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6526674\/6533796\/06533801.pdf?arnumber=6533801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:54:34Z","timestamp":1490208874000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6533801\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vldi-dat.2013.6533801","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}