{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:55:53Z","timestamp":1725504953659},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vldi-dat.2013.6533808","type":"proceedings-article","created":{"date-parts":[[2013,6,26]],"date-time":"2013-06-26T17:24:15Z","timestamp":1372267455000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["An energy-efficient high-level synthesis algorithm incorporating interconnection delays and dynamic multiple supply voltages"],"prefix":"10.1109","author":[{"given":"S.","family":"Abe","sequence":"first","affiliation":[]},{"family":"Youhua Shi","sequence":"additional","affiliation":[]},{"given":"K.","family":"Usami","sequence":"additional","affiliation":[]},{"given":"M.","family":"Yanagisawa","sequence":"additional","affiliation":[]},{"given":"N.","family":"Togawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142161"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.5.106"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413110"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1587\/elex.9.1414"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105338"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996767"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825872"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E92.A.3169"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.1.78"},{"key":"11","first-page":"612","article-title":"A finegrain dynamic sleep control scheme in mips r3000","author":"seki","year":"2008","journal-title":"Proc of ICCD"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.63"}],"event":{"name":"2013 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2013,4,22]]},"location":"Hsinchu","end":{"date-parts":[[2013,4,24]]}},"container-title":["2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6526674\/6533796\/06533808.pdf?arnumber=6533808","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:58:53Z","timestamp":1490209133000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6533808\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vldi-dat.2013.6533808","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}