{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:09:05Z","timestamp":1725440945936},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vldi-dat.2013.6533815","type":"proceedings-article","created":{"date-parts":[[2013,6,26]],"date-time":"2013-06-26T13:24:15Z","timestamp":1372253055000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A case study: 3-D stacked memory system architecture exploration by ESL virtual platform"],"prefix":"10.1109","author":[{"family":"Hsien-Ching Hsieh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shr-Je Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chun-Nan Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jen-Chieh Yeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shing-Wu Tung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ding-Ming Kwai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"234","article-title":"System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs)","author":"xiangyu","year":"2009","journal-title":"Proc Design Automation Conf"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/96.544361"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.85"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419777"},{"key":"6","first-page":"568","article-title":"An accurate system architecture refinement methodology with mixed abstractionlevel virtual platform","author":"hsu","year":"2010","journal-title":"Proc IEEE DATE"},{"key":"5","first-page":"1","article-title":"Fast design space exploration environment applied on noc's for 3D-stacked MPSoC's","author":"richard","year":"2010","journal-title":"Proc Architecture of Computing Systems"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2012.236"}],"event":{"name":"2013 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2013,4,22]]},"location":"Hsinchu","end":{"date-parts":[[2013,4,24]]}},"container-title":["2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6526674\/6533796\/06533815.pdf?arnumber=6533815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T14:58:55Z","timestamp":1490194735000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6533815\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vldi-dat.2013.6533815","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}