{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:58:13Z","timestamp":1725436693365},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vldi-dat.2013.6533820","type":"proceedings-article","created":{"date-parts":[[2013,6,26]],"date-time":"2013-06-26T17:24:15Z","timestamp":1372267455000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A layout-aware automatic sizing approach for retargeting analog integrated circuits"],"prefix":"10.1109","author":[{"family":"Yen-Lung Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yi-Ching Ding","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yu-Ching Liao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hsin-Ju Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C-N J.","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/TCAD.2008.917594"},{"key":"16","first-page":"59","article-title":"A bias-driven approach to improve the efficiency of automatic design optimization for CMOS OP-amps","author":"cheng","year":"2012","journal-title":"Proceedings of the IEEE Asia Symposium on Quality Electronic Design"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/ISCAS.1999.777895"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/ISCAS.2008.4541562"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1145\/996566.996612"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/TCAD.2011.2158732"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/43.848091"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/43.31523"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/JPROC.2006.889371"},{"key":"10","first-page":"145","article-title":"Fast and accurate parasitic capacitance models for layout-aware synthesis of analog circuits","author":"agarwal","year":"2004","journal-title":"Proc Design Automation Conf"},{"key":"7","first-page":"508","article-title":"A power optimization method for cmos op-amps using sub-space based geometric programming","author":"gao","year":"2010","journal-title":"Proc Design Automation and Test in Europe"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/43.905671"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/TCSI.2005.851395"},{"key":"4","first-page":"119","article-title":"A bias-driven approach for automated design of operational amplifiers","author":"lin","year":"2009","journal-title":"Proc IEEE Int'l Symp VLSI Design Automation and Test"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/TCAD.2008.923417"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/DATE.2004.1268911"}],"event":{"name":"2013 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2013,4,22]]},"location":"Hsinchu","end":{"date-parts":[[2013,4,24]]}},"container-title":["2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6526674\/6533796\/06533820.pdf?arnumber=6533820","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:54:50Z","timestamp":1490208890000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6533820\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vldi-dat.2013.6533820","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}