{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:21:41Z","timestamp":1725423701878},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vldi-dat.2013.6533866","type":"proceedings-article","created":{"date-parts":[[2013,6,26]],"date-time":"2013-06-26T17:24:15Z","timestamp":1372267455000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Ultra-low-leakage power-rail ESD clamp circuit in a 65-nm CMOS technology"],"prefix":"10.1109","author":[{"given":"F. A.","family":"Altolaguirre","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ming-Dou Ker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/16.930653"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/16.737457"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/16.8787"},{"journal-title":"ESD Association Standard Test Method for Electrostatic Discharge Sensitivity Human Body Model-Component Level","year":"2001","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118254"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.846824"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904442"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783185"},{"journal-title":"ESD Association Standard Test Method for Electrostatic Discharge Sensitivity Machine Model-Component Level","year":"1999","key":"8"}],"event":{"name":"2013 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2013,4,22]]},"location":"Hsinchu","end":{"date-parts":[[2013,4,24]]}},"container-title":["2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6526674\/6533796\/06533866.pdf?arnumber=6533866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:50:49Z","timestamp":1490208649000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6533866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vldi-dat.2013.6533866","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}