{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:02:10Z","timestamp":1725458530031},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vlsi-dat.2012.6212589","type":"proceedings-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T17:01:09Z","timestamp":1340125269000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["An all-digital Read Stability and Write Margin characterization scheme for CMOS 6T SRAM array"],"prefix":"10.1109","author":[{"family":"Yi-Wei Lin","sequence":"first","affiliation":[]},{"family":"Ming-Chien Tsai","sequence":"additional","affiliation":[]},{"family":"Hao-I Yang","sequence":"additional","affiliation":[]},{"family":"Geng-Cing Lin","sequence":"additional","affiliation":[]},{"family":"Shao-Cheng Wang","sequence":"additional","affiliation":[]},{"family":"Ching-Te Chuang","sequence":"additional","affiliation":[]},{"family":"Shyh-Jye Jou","sequence":"additional","affiliation":[]},{"family":"Wei Hwang","sequence":"additional","affiliation":[]},{"family":"Nan-Chun Lien","sequence":"additional","affiliation":[]},{"family":"Kuen-Di Lee","sequence":"additional","affiliation":[]},{"family":"Wei-Chiang Shih","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","first-page":"412","article-title":"Acompletely digital on-chip circuit for local-random-variability measurement","author":"rao","year":"2008","journal-title":"Dig Tech Papers ISSCC"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/VLSIC.2008.4585944"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/TSM.2008.2004329"},{"key":"11","first-page":"44","article-title":"Characterization of bit transistors in a functional sram","author":"deng","year":"2008","journal-title":"Dig Tech Papers Symp VLSI Circuits"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1016\/j.sse.2009.02.012"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/775832.775920"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/CICC.2001.929760"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/JSSC.1987.1052809"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/IEDM.2005.1609437"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/TCAD.2005.852295"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/VLSIC.2004.1346504"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/92.645063"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/4.913744"},{"key":"9","first-page":"2602","article-title":"Redefinition of write-margin for next generation SRAM and write-margin monitoring circuit. Dig. Tech. Papers","author":"takeda","year":"2006","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"8","first-page":"366","article-title":"SRAM design in the nanoscale Era","author":"pilo","year":"2005","journal-title":"Digest of Tech Papers"}],"event":{"name":"2012 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2012,4,23]]},"location":"Hsinchu","end":{"date-parts":[[2012,4,25]]}},"container-title":["Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6204369\/6212573\/06212589.pdf?arnumber=6212589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:25:05Z","timestamp":1490099105000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6212589\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2012.6212589","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}