{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:15:06Z","timestamp":1763457306765,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vlsi-dat.2012.6212602","type":"proceedings-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T21:01:09Z","timestamp":1340139669000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A fully-parallel step-by-step BCH decoder over composite field for NOR flash memories"],"prefix":"10.1109","author":[{"family":"Yi-Hsun Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chi-Heng Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hsie-Chia Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1049\/ip-com:19960453","article-title":"new decoder for double-error-correcting binary bch codes","volume":"143","author":"lu","year":"1996","journal-title":"Communications IEE Proceedings-"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1965.1053833"},{"key":"10","first-page":"195","article-title":"Embedded highspeed BCH decoder for new-generation NOR flash memories","author":"wang","year":"2009","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811709"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1244937"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2029144"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-0190(01)00180-6"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIEA.2008.4582754"},{"key":"9","first-page":"171","article-title":"A long block length BCH decoder for DVB-S2 application","author":"lin","year":"2009","journal-title":"Proc Int Symp Integrated Circuits"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882217"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2029144"}],"event":{"name":"2012 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2012,4,23]]},"location":"Hsinchu","end":{"date-parts":[[2012,4,25]]}},"container-title":["Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6204369\/6212573\/06212602.pdf?arnumber=6212602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T20:18:10Z","timestamp":1497989890000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6212602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2012.6212602","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}