{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T04:26:57Z","timestamp":1744259217655,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vlsi-dat.2012.6212605","type":"proceedings-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T17:01:09Z","timestamp":1340125269000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A 4.9-mW 4-Gb\/s single-to-differential TIA with current-amplifying regulated cascode"],"prefix":"10.1109","author":[{"family":"Tzon-Tzer Lu","sequence":"first","affiliation":[]},{"family":"Hua-Chin Lee","sequence":"additional","affiliation":[]},{"family":"Chao-Shiun Wang","sequence":"additional","affiliation":[]},{"family":"Chorng-Kuang Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"102","article-title":"A 4Gb\/s current-mode optical transceiver in 0.18?m CMOS","author":"sook","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"2","first-page":"100","article-title":"A 14mW 5gb\/s cmos tia with gain-reuse regulated cascodecompensation for parallel optical interconnects","author":"sushmit","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820884"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.833565"},{"key":"5","doi-asserted-by":"crossref","first-page":"885","DOI":"10.1109\/JSSC.2004.827807","article-title":"A low-power 20-GHz 52-dB transimpedance amplifier in 80-nm CMOS","volume":"39","author":"kromer","year":"2004","journal-title":"IEEE J Solid-State Circuits"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1587\/elex.7.308"}],"event":{"name":"2012 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2012,4,23]]},"location":"Hsinchu","end":{"date-parts":[[2012,4,25]]}},"container-title":["Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6204369\/6212573\/06212605.pdf?arnumber=6212605","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T16:18:10Z","timestamp":1497975490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6212605\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2012.6212605","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}