{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:06:10Z","timestamp":1725393970811},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vlsi-dat.2012.6212606","type":"proceedings-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T17:01:09Z","timestamp":1340125269000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["New design on 2×VDD-tolerant power-rail ESD clamp circuit with low standby leakage in 65nm CMOS process"],"prefix":"10.1109","author":[{"family":"Chih-Ting Yeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ming-Dou Ker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"49","article-title":"Transmission line pulsing techniques for circuit modeling of ESD phenomena","author":"maloney","year":"1985","journal-title":"Proc of EOS\/ESD Symp"},{"journal-title":"BSIM Model Berkeley Short-Channel IGFET Model","year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.814434"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.818890"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/16.987123"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881546"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2049072"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2011754"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.809433"},{"key":"5","first-page":"750","article-title":"Ultra-low-leakage power-rail ESD clamp circuit in nanoscale low-voltage CMOS process","author":"chiu","year":"2009","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012372"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2046457"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.920972"}],"event":{"name":"2012 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2012,4,23]]},"location":"Hsinchu","end":{"date-parts":[[2012,4,25]]}},"container-title":["Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6204369\/6212573\/06212606.pdf?arnumber=6212606","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:25:24Z","timestamp":1490099124000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6212606\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2012.6212606","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}