{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:53:56Z","timestamp":1725465236532},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vlsi-dat.2012.6212615","type":"proceedings-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T17:01:09Z","timestamp":1340125269000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Design validation on multiple-core CPU supported low power states using platform based infrared emission microscopy (PIREM) technique"],"prefix":"10.1109","author":[{"given":"Yuan-Chuan Steven","family":"Chen","sequence":"first","affiliation":[]},{"given":"D.","family":"Budka","sequence":"additional","affiliation":[]},{"given":"A.","family":"Gibertini","sequence":"additional","affiliation":[]},{"given":"D.","family":"Bockelman","sequence":"additional","affiliation":[]},{"family":"Yutien Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"Infrared imaging and backside failure analysis techniques on multi-layer cmos technology","author":"chen","year":"0","journal-title":"1997 IEEE International Physical and Failure Analysis (IPFA)"},{"key":"2","article-title":"Increasing the on-die nodal observability and controllability use of advanced design for debug circuit features","author":"steven chen","year":"0","journal-title":"2008 IEEE VLSI Design Automation Technology (DAT)"},{"year":"0","key":"1"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2007.373233"},{"key":"5","article-title":"Emissionbased static logic state imaging on advanced silicon technologies","author":"bockelman","year":"0","journal-title":"2002 IEEE ISTFA"},{"year":"0","key":"4"}],"event":{"name":"2012 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2012,4,23]]},"location":"Hsinchu","end":{"date-parts":[[2012,4,25]]}},"container-title":["Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6204369\/6212573\/06212615.pdf?arnumber=6212615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:22:13Z","timestamp":1490098933000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6212615\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2012.6212615","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}