{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T00:29:55Z","timestamp":1725755395888},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vlsi-dat.2012.6212624","type":"proceedings-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T21:01:09Z","timestamp":1340139669000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A fault-tolerant PE array based matrix multiplier design"],"prefix":"10.1109","author":[{"given":"B.-Y","family":"Jan","sequence":"first","affiliation":[]},{"given":"J.-L","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Testable and Fault-tolerant VLSI Array Systems","year":"1995","author":"lu","key":"3"},{"journal-title":"A Cellularcomputer to Implement the Kalman Filter Algorithm","year":"1969","author":"cannon","key":"2"},{"key":"10","article-title":"A tile based reconfigurable architecture with dual ALU-array\/processor operating mode capability","author":"kouyama","year":"2010","journal-title":"Workshop on Synthesis And System Integration of Mixed Information technologies"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2009","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2001.941390"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1986.13535"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676475"},{"journal-title":"Software-Implemented Hardware Fault Tolerance","year":"2006","author":"goloubeva","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746382"},{"key":"8","first-page":"70","article-title":"Fault tolerant matrix operations using checksum and reversecomputation","author":"kim","year":"1996","journal-title":"Symposium on the Frontier of Massively Parallelcomputing"}],"event":{"name":"2012 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2012,4,23]]},"location":"Hsinchu","end":{"date-parts":[[2012,4,25]]}},"container-title":["Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6204369\/6212573\/06212624.pdf?arnumber=6212624","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:00:53Z","timestamp":1490115653000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6212624\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2012.6212624","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}