{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:17:24Z","timestamp":1729664244329,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vlsi-dat.2012.6212629","type":"proceedings-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T17:01:09Z","timestamp":1340125269000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Peak wake-up current estimation at gate-level with standard library information"],"prefix":"10.1109","author":[{"given":"Mu-Shun Matt","family":"Lee","sequence":"first","affiliation":[]},{"family":"Yi-Chu Liu","sequence":"additional","affiliation":[]},{"family":"Wan-Rong Wu","sequence":"additional","affiliation":[]},{"given":"Chien-Nan Jimmy","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537092"},{"journal-title":"CCS Timing Library Characterization Guidelines Version 3 2 Synopsys","year":"2008","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.595"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/92.820762"},{"journal-title":"Open Source ECSM Format Specification Version 2 1 Cadence","year":"2006","key":"12"},{"key":"3","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1109\/TVLSI.2009.2033699","article-title":"Dynamic characteristics of power gating during mode transition","volume":"19","author":"xu","year":"2011","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010324"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911041"},{"key":"10","first-page":"51","article-title":"Estimation of maximum power-up current","author":"li","year":"2002","journal-title":"Proc ACMAsia and South Pacific Design Automation Conference"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466531"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283866"},{"journal-title":"Low Power Methodology Manual For System-on-Chip Design","year":"2008","author":"michael","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036267"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832939"},{"key":"8","first-page":"900","article-title":"High-level area and power-up current estimation considering rich cell library","author":"li","year":"2004","journal-title":"Proc ACMAsia and South Pacific Design Automation Conference"}],"event":{"name":"2012 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2012,4,23]]},"location":"Hsinchu","end":{"date-parts":[[2012,4,25]]}},"container-title":["Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6204369\/6212573\/06212629.pdf?arnumber=6212629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T16:18:10Z","timestamp":1497975490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6212629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2012.6212629","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}