{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:17:57Z","timestamp":1725416277256},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vlsi-dat.2012.6212630","type":"proceedings-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T17:01:09Z","timestamp":1340125269000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A nonlinear optimization methodology for resistor matching in analog integrated circuits"],"prefix":"10.1109","author":[{"family":"Sheng-Jhih Jiang","sequence":"first","affiliation":[]},{"family":"Chan-Liang Wu","sequence":"additional","affiliation":[]},{"family":"Tsung-Yi Ho","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"4835","article-title":"An Nth order central symmetrical layout pattern for nonlinear gradients cancellation","author":"dai","year":"2005","journal-title":"Proc IEEE International Symposium on Circuits and Systems"},{"journal-title":"The Art of Analog Layout","year":"2006","author":"hastings","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/s10878-008-9148-y"},{"journal-title":"Analog Integrated Circuit Design","year":"1997","author":"johns","key":"1"},{"key":"7","first-page":"579","article-title":"Analog placement withcommon centroid constraints","author":"ma","year":"2007","journal-title":"Proc IEEE\/ACM International Conference Oncomputer-Aided Design"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035587"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.47"},{"key":"4","first-page":"576","article-title":"Automatic generation ofcommoncentroid capacitor arrays with arbitrary capacitor ratio","author":"sayed","year":"2002","journal-title":"Proc IEEE\/ACM Design Automation and Test in Europe"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.137505"},{"key":"8","first-page":"353","article-title":"Analog placement withcommon centroid and 1-D symmetry constraints","author":"xiao","year":"2009","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379062"},{"year":"0","key":"12"}],"event":{"name":"2012 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2012,4,23]]},"location":"Hsinchu","end":{"date-parts":[[2012,4,25]]}},"container-title":["Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6204369\/6212573\/06212630.pdf?arnumber=6212630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T13:46:31Z","timestamp":1490103991000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6212630\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2012.6212630","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}