{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T04:59:21Z","timestamp":1725598761522},"reference-count":2,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vlsi-dat.2012.6212637","type":"proceedings-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T17:01:09Z","timestamp":1340125269000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["High speed DDR2\/3 PHY and dual CPU core design for 28nm SoC"],"prefix":"10.1109","author":[{"given":"Kevin","family":"Ho","sequence":"first","affiliation":[]},{"family":"Tsung-Yi Chou","sequence":"additional","affiliation":[]},{"family":"Po-Kai Chen","sequence":"additional","affiliation":[]},{"given":"D. J.","family":"Liou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"2"},{"year":"0","key":"1"}],"event":{"name":"2012 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2012,4,23]]},"location":"Hsinchu","end":{"date-parts":[[2012,4,25]]}},"container-title":["Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6204369\/6212573\/06212637.pdf?arnumber=6212637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:43:23Z","timestamp":1490100203000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6212637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":2,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2012.6212637","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}