{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T13:00:24Z","timestamp":1762866024051},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vlsi-dat.2012.6212658","type":"proceedings-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T21:01:09Z","timestamp":1340139669000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Post-bond test techniques for TSVs with crosstalk faults in 3D ICs"],"prefix":"10.1109","author":[{"family":"Yu-Jen Huang","sequence":"first","affiliation":[]},{"family":"Jin-Fu Li","sequence":"additional","affiliation":[]},{"family":"Che-Wei Chou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"269","article-title":"A structured and scalable test access architecture for TSV-based 3D stacked ICs","author":"marinissen","year":"2010","journal-title":"Proc IEEE VLSI Test Symp (VTS) Santa Cruz"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469559"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770714"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306541"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783749"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.71"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2011.5985896"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101890"}],"event":{"name":"2012 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2012,4,23]]},"location":"Hsinchu","end":{"date-parts":[[2012,4,25]]}},"container-title":["Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6204369\/6212573\/06212658.pdf?arnumber=6212658","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:31:13Z","timestamp":1490113873000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6212658\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2012.6212658","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}