{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:47:45Z","timestamp":1725558465477},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vlsi-dat.2012.6212659","type":"proceedings-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T21:01:09Z","timestamp":1340139669000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["3D IC test scheduling using simulated annealing"],"prefix":"10.1109","author":[{"family":"Chih-Yao Hsu","sequence":"first","affiliation":[]},{"family":"Chun-Yi Kuo","sequence":"additional","affiliation":[]},{"given":"James C.-M","family":"Li","sequence":"additional","affiliation":[]},{"given":"K.","family":"Chakrabarty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.53"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289846"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2079350"},{"journal-title":"Microelectronic Circuits","year":"2004","author":"sedra","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127915"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.873898"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"2","first-page":"338","article-title":"Timing, energy, and thermal performance of three-dimensional integrated circuits","author":"chandrakasan","year":"2004","journal-title":"Proc Great Lakes Symp VLSI (GLSVLSI)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.875306"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"6","first-page":"552","article-title":"Thermal-aware test scheduling and hot spot temperature minimization for core-based systems","author":"liu","year":"2005","journal-title":"Proc Int Symp Defect and Fault Tolerance VLSI Syst (DFT)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923464"},{"key":"4","first-page":"727","article-title":"Full chip thermal analysis of panar (2-D) and vertically integrated (3-D) high performance ICS","author":"im","year":"2000","journal-title":"Technical Digest IEEE International Electron Devices Meeting (IEDM)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699219"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"}],"event":{"name":"2012 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2012,4,23]]},"location":"Hsinchu","end":{"date-parts":[[2012,4,25]]}},"container-title":["Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6204369\/6212573\/06212659.pdf?arnumber=6212659","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:31:13Z","timestamp":1490113873000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6212659\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2012.6212659","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}