{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:59:40Z","timestamp":1729634380165,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vlsi-dat.2012.6212665","type":"proceedings-article","created":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T21:01:09Z","timestamp":1340139669000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A low cost DPA-resistant 8-bit AES core based on ring oscillators"],"prefix":"10.1109","author":[{"family":"Hsing-Ping Fu","sequence":"first","affiliation":[]},{"family":"Ju-Hung Hsiao","sequence":"additional","affiliation":[]},{"family":"Po-Chun Liu","sequence":"additional","affiliation":[]},{"family":"Hsie-Chia Chang","sequence":"additional","affiliation":[]},{"family":"Chen-Yi Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988963"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025952"},{"journal-title":"Federal Information Processing Standards Publication 197 - Advanced Encryption Standard","year":"2001","key":"1"},{"key":"7","article-title":"A masked AES ASIC implementation","author":"pramstaller","year":"2004","journal-title":"Proc Austrochip"},{"key":"6","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1007\/3-540-44709-1_26","article-title":"An implementation of des and AES, secure against some attacks","volume":"2162","author":"akkar","year":"2001","journal-title":"Cryptographic Hardware and Embedded Systems CHES 2001"},{"key":"5","first-page":"781","volume":"41","author":"hwang","year":"2006","journal-title":"AES-based Security Coprocessor IC in 0 18-um CMOS with Resistance to Differential Power Analysis Side-channel Attacks"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034081"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.164"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044917"},{"key":"11","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1007\/3-540-45682-1_15","article-title":"Acompact Rijndael hardware architecture with S-Box optimization","volume":"2248","author":"satoh","year":"2001","journal-title":"Advances in Cryptology ASIACRYPT 2001"}],"event":{"name":"2012 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2012,4,23]]},"location":"Hsinchu","end":{"date-parts":[[2012,4,25]]}},"container-title":["Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6204369\/6212573\/06212665.pdf?arnumber=6212665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T20:18:09Z","timestamp":1497989889000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6212665\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2012.6212665","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}