{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:47:05Z","timestamp":1725619625688},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vlsi-dat.2014.6834862","type":"proceedings-article","created":{"date-parts":[[2014,6,21]],"date-time":"2014-06-21T01:53:41Z","timestamp":1403315621000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Keep-Out-Zone analysis for three-dimensional ICs"],"prefix":"10.1109","author":[{"given":"Mostafa","family":"Said","sequence":"first","affiliation":[]},{"given":"Mohamed","family":"El-Sayed","sequence":"additional","affiliation":[]},{"given":"Farhad","family":"Mehdipour","sequence":"additional","affiliation":[]},{"given":"Nobuaki","family":"Miyakawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.104"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165055"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0962-6"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2194784"},{"key":"6","first-page":"1","article-title":"3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10 ?m pitch through-Si vias","author":"swinnen","year":"2006","journal-title":"International Electron Devices Meeting (IEDM)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653769"},{"key":"4","doi-asserted-by":"crossref","first-page":"581","DOI":"10.1145\/1629911.1630061","article-title":"exploring serial vertical interconnects for 3d ics","author":"pasricha","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373805"}],"event":{"name":"2014 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2014,4,28]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2014,4,30]]}},"container-title":["Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823815\/6834858\/06834862.pdf?arnumber=6834862","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T15:19:30Z","timestamp":1498144770000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6834862\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2014.6834862","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}