{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,16]],"date-time":"2025-05-16T05:46:35Z","timestamp":1747374395596},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vlsi-dat.2014.6834865","type":"proceedings-article","created":{"date-parts":[[2014,6,20]],"date-time":"2014-06-20T21:53:41Z","timestamp":1403301221000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Output selection for test response compaction based on multiple counters"],"prefix":"10.1109","author":[{"given":"Wei-Cheng","family":"Lien","sequence":"first","affiliation":[]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[]},{"given":"Tong-Yu","family":"Hsieh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823341"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2007.379373"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2214479"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2159116"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2193579"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907276"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386980"},{"key":"9","first-page":"934","article-title":"Scalable selector architecture for X-tolerant deterministic BIST","author":"wohl","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270902"},{"year":"0","key":"11"}],"event":{"name":"2014 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2014,4,28]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2014,4,30]]}},"container-title":["Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823815\/6834858\/06834865.pdf?arnumber=6834865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T12:55:30Z","timestamp":1490273730000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6834865\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2014.6834865","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}