{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:10:52Z","timestamp":1729671052835,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vlsi-dat.2014.6834871","type":"proceedings-article","created":{"date-parts":[[2014,6,20]],"date-time":"2014-06-20T21:53:41Z","timestamp":1403301221000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["An automatic synthesis tool for nanometer low dropout regulator using simulation based model and geometric programming"],"prefix":"10.1109","author":[{"given":"Shih-Hsin","family":"Hsu","sequence":"first","affiliation":[]},{"given":"Wei-Zen","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jui-Pin","family":"Zheng","sequence":"additional","affiliation":[]},{"given":"Sean S.-Y.","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Po-Cheng","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391484"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/4.535416"},{"key":"17","doi-asserted-by":"crossref","first-page":"1430","DOI":"10.1109\/TCAD.2007.891368","article-title":"Mbtree: A multilevel floorplanner for large-scale building-module design","volume":"26","author":"lee","year":"2007","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233571"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375210"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.249986"},{"key":"16","first-page":"379","article-title":"Analysis of low-dropout regulator topologies for low-voltage regulation","volume":"1","author":"lau","year":"2003","journal-title":"IEEE Conference on Electron Devices and Solid-State Circuits"},{"key":"13","first-page":"470","article-title":"Device-circuit cooptimization for mixed-mode circuit design via geometric programming","author":"kim","year":"2007","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"14","first-page":"863","article-title":"Techniques for improving the accuracy of geometric-programming based analog circuit design optimization","author":"kim","year":"2004","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.905671"},{"key":"12","first-page":"994","article-title":"Optimization of inductor circuits via geometric programming","author":"hershenson","year":"1999","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"},{"journal-title":"An Introduction to the Conjugate Gradient Method Without the Agonizing Pain","year":"1994","author":"shewchuk","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1981.12170"},{"journal-title":"Study and Design of Low Drop-Out Regulators","year":"0","author":"rincon-mora","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781325"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843602"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796531"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810742"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012664"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591861"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253616"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796531"}],"event":{"name":"2014 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2014,4,28]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2014,4,30]]}},"container-title":["Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823815\/6834858\/06834871.pdf?arnumber=6834871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T11:19:31Z","timestamp":1498130371000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6834871\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2014.6834871","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}