{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T03:50:39Z","timestamp":1725767439604},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vlsi-dat.2014.6834872","type":"proceedings-article","created":{"date-parts":[[2014,6,21]],"date-time":"2014-06-21T01:53:41Z","timestamp":1403315621000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Full system simulation framework for integrated CPU\/GPU architecture"],"prefix":"10.1109","author":[{"given":"Po-Han","family":"Wang","sequence":"first","affiliation":[]},{"given":"Gen-Hong","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jen-Chieh","family":"Yeh","sequence":"additional","affiliation":[]},{"given":"Tse-Min","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hsu-Yao","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Chia-Lin","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Shih-Lien","family":"Liu","sequence":"additional","affiliation":[]},{"given":"James","family":"Greensky","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Nvidia Tegra","article-title":"Nvidia","year":"0","key":"13"},{"key":"14","article-title":"Tap: A tlp-aware cache management policy for a cpu-gpu heterogeneous architecture","author":"lee","year":"0","journal-title":"HPCA'12"},{"journal-title":"Amd Accelerated Processing Units","year":"0","key":"11"},{"journal-title":"Micron","year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"journal-title":"Fusionsim Characterizing the Performance Benefits of Fused Cpu\/gpu Systems","year":"2012","author":"zakharenko","key":"2"},{"key":"1","article-title":"Macsim: A cpu-gpu heterogeneous simulation framework user guide","author":"kim","year":"2012","journal-title":"Georgia Institute of Technology"},{"journal-title":"Intel Microarchitecture Code Name Sandy Bridge","year":"0","key":"10"},{"key":"7","article-title":"Qemu, a fast and portable dynamic translator","author":"bellard","year":"0","journal-title":"USENIX ATEC'05"},{"key":"6","article-title":"Marssx86: A full system simulator for x86 cpus","author":"patel","year":"0","journal-title":"DAC'11"},{"key":"5","article-title":"Ptlsim: A cycle accurate full system x86-64 microarchitectural simulator","author":"yourst","year":"0","journal-title":"ISPASS '07"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189213"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"}],"event":{"name":"2014 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2014,4,28]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2014,4,30]]}},"container-title":["Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823815\/6834858\/06834872.pdf?arnumber=6834872","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:58:48Z","timestamp":1490288328000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6834872\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2014.6834872","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}