{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T05:10:50Z","timestamp":1755925850238},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vlsi-dat.2014.6834878","type":"proceedings-article","created":{"date-parts":[[2014,6,20]],"date-time":"2014-06-20T21:53:41Z","timestamp":1403301221000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Efficient test length reduction techniques for interposer-based 2.5D ICs"],"prefix":"10.1109","author":[{"given":"Shyue-Kung","family":"Lu","sequence":"first","affiliation":[]},{"given":"Huai-Min","family":"Li","sequence":"additional","affiliation":[]},{"given":"Masaki","family":"Hashizume","sequence":"additional","affiliation":[]},{"given":"Jin-Hua","family":"Hong","sequence":"additional","affiliation":[]},{"given":"Zheng-Ru","family":"Tsai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.36"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2009.5416509"},{"journal-title":"IEEE","article-title":"IEEE standard test access port and boundary-scan architecture","year":"2001","key":"6"},{"journal-title":"IEEE","article-title":"IEEE standard testability method for embedded core-based integrated circuits","year":"2005","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751450"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139181"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.52"},{"journal-title":"Efficient Post-Bond Test Techniques for 2 5D and 3D Stacked ICs","year":"0","author":"li","key":"11"}],"event":{"name":"2014 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2014,4,28]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2014,4,30]]}},"container-title":["Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823815\/6834858\/06834878.pdf?arnumber=6834878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T13:05:32Z","timestamp":1490274332000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6834878\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2014.6834878","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}