{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:10:01Z","timestamp":1725538201365},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vlsi-dat.2014.6834879","type":"proceedings-article","created":{"date-parts":[[2014,6,20]],"date-time":"2014-06-20T21:53:41Z","timestamp":1403301221000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A novel DFT architecture for 3DIC test, diagnosis and repair"],"prefix":"10.1109","author":[{"given":"Mincent","family":"Lee","sequence":"first","affiliation":[]},{"given":"Saman","family":"Adham","sequence":"additional","affiliation":[]},{"given":"Min-Jer","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Ching-Nen","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Hung-Chih","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Sen-Kuei","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Hao","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"3D stacked ic demonstration using a through silicon via first approach system-on-chip designs","author":"olmen","year":"2008","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299568"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2198475"},{"key":"6","article-title":"3D-IC interconnect test, diagnosis, and repair","author":"chi","year":"2013","journal-title":"VLSI Test Symposium (VTS)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346786"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"journal-title":"Design for Testability VLSI Test Principles and Architectures","year":"2006","author":"wang","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"}],"event":{"name":"2014 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2014,4,28]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2014,4,30]]}},"container-title":["Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823815\/6834858\/06834879.pdf?arnumber=6834879","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T14:36:06Z","timestamp":1490279766000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6834879\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2014.6834879","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}