{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:06:36Z","timestamp":1725699996708},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/vlsi-dat.2014.6834900","type":"proceedings-article","created":{"date-parts":[[2014,6,20]],"date-time":"2014-06-20T21:53:41Z","timestamp":1403301221000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["An all-digital delay-locked loop for high-speed memory interface applications"],"prefix":"10.1109","author":[{"given":"Shih-Lun","family":"Chen","sequence":"first","affiliation":[]},{"given":"Ming-Jing","family":"Ho","sequence":"additional","affiliation":[]},{"given":"Yu-Ming","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Maung Wai","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Jung-Chin","family":"Lai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810030"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494049"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047994"},{"key":"1","first-page":"19","article-title":"A 100MHz-to-1GHz open-loop ADDLL with fast lock-time for mobile applications","author":"kim","year":"2010","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176994"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191027"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2006.258159"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2013.6549796"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2048379"},{"key":"8","first-page":"287","article-title":"A fast-locking wide-range all-digital delaylocked loop with a starting SAR-bit predivtion mechanism","author":"yao","year":"2013","journal-title":"Proc IEEE Int'l Symp VLSI Design Automation and Test"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231021"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2181547"}],"event":{"name":"2014 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2014,4,28]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2014,4,30]]}},"container-title":["Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823815\/6834858\/06834900.pdf?arnumber=6834900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T12:34:35Z","timestamp":1490272475000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6834900\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2014.6834900","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}