{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:12:03Z","timestamp":1729620723556,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114500","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T15:28:25Z","timestamp":1433345305000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A dual-edge sampling CES delay-locked loop based clock and data recovery circuits"],"prefix":"10.1109","author":[{"given":"Jih-Ren","family":"Goh","sequence":"first","affiliation":[]},{"given":"Yen-Long","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Soon-Jyh","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ESSCIRC.2012.6341353"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISSCC.2011.5746393"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISSCC.2014.6757332"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.1996.542317"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JDT.2011.2158290"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"975","DOI":"10.1889\/1.3256962","article-title":"A Clock-Embedded Differential Signaling (CEDS) for the Next Generation TV Applications","volume":"40","author":"jeon","year":"2009","journal-title":"SID Symp Dig"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2015,4,27]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114500.pdf?arnumber=7114500","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T08:54:54Z","timestamp":1498208094000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114500\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114500","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}