{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:55:12Z","timestamp":1729641312442,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114504","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:28:25Z","timestamp":1433359705000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Hybrid scrambling technique for increasing the fabrication yield of NROM-Based ROMs"],"prefix":"10.1109","author":[{"given":"Shyue-Kung","family":"Lu","sequence":"first","affiliation":[]},{"given":"Shu-Ling","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Hao-Wei","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Masaki","family":"Hashizume","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"995","article-title":"0.13µm MNOS single transistor memory cell with separated source lines","author":"fujiwara","year":"1998","journal-title":"Proc IEDM Tech Digest Int"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1970.7897"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/101.857747"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/55.701434"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2087044"},{"key":"ref7","first-page":"1","article-title":"A novel test flow for one-time-programming applications of NROM technology","author":"chao","year":"2009","journal-title":"Proc IEEE Int'l Test Conf (ITC)"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"629","DOI":"10.1109\/T-ED.1967.16028","article-title":"a floating gate and its application to memory devices","volume":"14","author":"kahng","year":"1967","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.36"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2006.250989"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2015,4,27]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114504.pdf?arnumber=7114504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T12:54:53Z","timestamp":1498222493000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114504\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114504","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}