{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:18:19Z","timestamp":1775067499189,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114523","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:28:25Z","timestamp":1433359705000},"page":"1-4","source":"Crossref","is-referenced-by-count":12,"title":["A 0.6V, 1.3GHz dynamic comparator with cross-coupled latches"],"prefix":"10.1109","author":[{"given":"Bo-Jyun","family":"Kuo","sequence":"first","affiliation":[]},{"given":"Bo-Wei","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chia-Ming","family":"Tsai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"314","article-title":"A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time","author":"schinkel","year":"0","journal-title":"IEEE ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2030357"},{"key":"ref5","first-page":"328","article-title":"A 65nm CMOS Comparator with Modified Latch to Achieve 7GHz\/1.3mW at 1.2V and 700MHz\/47?W at 0.6V","author":"goll","year":"2009","journal-title":"IEEE ISSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2010.5716584"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271875"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254551"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","location":"Hsinchu, Taiwan","start":{"date-parts":[[2015,4,27]]},"end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114523.pdf?arnumber=7114523","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:46:40Z","timestamp":1490388400000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114523\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114523","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}