{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:00:13Z","timestamp":1759147213802},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114528","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:28:25Z","timestamp":1433359705000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["Integrating aging aware timing analysis into a commercial STA tool"],"prefix":"10.1109","author":[{"given":"Shushanik","family":"Karapetyan","sequence":"first","affiliation":[]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.213"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654309"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195975"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.12.029"},{"journal-title":"PrimeTime","year":"0","key":"ref14"},{"key":"ref15","first-page":"493","article-title":"An analytical model for negative bias temperature instability","author":"kumar","year":"2006","journal-title":"CCAD"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"journal-title":"Design Compiler","year":"0","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173321"},{"journal-title":"Relxpert","year":"0","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630044"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784734"},{"key":"ref7","first-page":"370","article-title":"Nbti-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.695033"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2240323"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2015,4,27]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114528.pdf?arnumber=7114528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:29:39Z","timestamp":1490383779000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114528\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114528","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}